

FIG. 1




FIGURE 2




FIGURE 2A




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7





FIGURE 8A




FIGURE 8 B




FIGURE 8 C




FIG. 9

Byte 3		Byte 2		Byte 1		Byte 0		
Device ID				Vendor ID				00h
Status				Command				04h
Class Code						Revision ID		08h
Bist		Header Type		Latency Timer		Cache Line Size		0Ch
Base Address Registers								10h
								14h
								18h
								1Ch
								20h
								24h
Cardbus CIS Pointer								28h
Subsystem ID				Subsystem Vendor ID				2Ch
Expansion ROM Base Address								30h
Reserved								34h
Reserved								38h
Max_Lat		Min_GNT		Inter. Pin		Inter. Line		3Ch

FIG. 10




FIG. 11




FIG. 12A

FIG. 12B is a timing diagram for the data transfer between the master and the slave. The diagram shows the relationship between the master and slave signals and the data transfer. The master signals are PERR#, IRDY#, TRDY#, DEVSEL#, STOP#, ACK64#, and SWAP_ACK#. The slave signals are PADDR, PDATA-2, PDATA-4, PDATA-6, and PDATA-8. The data transfer is shown as a sequence of data words, each consisting of a 2-bit address and an 8-bit data word. The data words are transferred in a sequence of 64 words, with the first word being the address and the subsequent words being the data. The diagram shows that the master signals are active for a period of time, and the slave signals are active for a period of time. The data transfer is shown as a sequence of data words, each consisting of a 2-bit address and an 8-bit data word. The data words are transferred in a sequence of 64 words, with the first word being the address and the subsequent words being the data.




FIG. 12B

FIG. 13A




FIG. 13A

FIG. 13B is a timing diagram showing the sequence of events for the PERR# signal. The diagram illustrates the relationship between the PERR# signal and other signals (PADDR, PDATA-2, IRDY#, TRDY#, DEVSEL#, STOP#, ACK64#, SWAP_ACK#) over time. The horizontal axis represents time, with markers 1 through 12. The vertical axis represents the signals. The PERR# signal is shown as a pulse that occurs after the PADDR and PDATA-2 signals are established. The IRDY# and TRDY# signals are shown as pulses that occur after the PERR# signal. The DEVSEL# signal is shown as a pulse that occurs after the TRDY# signal. The STOP# signal is shown as a pulse that occurs after the DEVSEL# signal. The ACK64# signal is shown as a pulse that occurs after the STOP# signal. The SWAP_ACK# signal is shown as a pulse that occurs after the ACK64# signal.




FIG. 13B




FIG. 14A

FIG. 14B




FIG. 14B

FIG. 15A is a timing diagram showing the relationship between the CLK, FRAME#, REQ64#, SWAP#, AD[31:0], CB/E[3:0], PAR, AD[63:32], and CB/E[7:4] signals. The diagram illustrates the sequence of operations for a memory access, including address and data transfer phases.




FIG. 15A




FIG. 15B

The timing diagram illustrates the 64-bit parallel bus protocol over 12 clock cycles. The signals shown are CLK, FRAME#, REQ64#, SWAP#, AD[31:0], CB/E[3:0], PAR, AD[63:32], and CB/E[7:4]. The diagram shows the sequence of operations: ADDRESS, DATA, BEN, PADDR, PDATA, and CMD, with a SWAP# signal indicating a data swap.

FIG. 16A

FIG. 16B




FIG. 16B




FIG. 17A




FIG. 17B

FIG. 18A




FIG. 18A

FIG. 10B




FIG. 10B

FIG. 19 is a timing diagram of a PCI bus cycle. The diagram shows the relationship between the PCI clock (PCL_CLK) and various signals during a PCI Command & Address Phase, Extended Command & Attribute Phase, Target Response Phase, and Data Transfer Phase. The cycle is divided into 11 clock periods. The signals shown are AD31:0, AD63:32, C/BE#, FRAME#, IRDY#, TRDY#, DEVSEL#, REQ64#, and ACK64#. The diagram illustrates the sequence of events from the start of the cycle to the termination of the transaction.




FIG. 19




FIG. 20